

S7CAS-PLEIADES-CARTE-MERE

Pleiades

01

Revision 1.00

Date : 13/01/2026

Revision history	

Package size conversion	
Metric	Imperial
1005	0402
1608	0603
2012	0805
3216	1206
3225	1210
6432	2512

Project Title			
S7CAS-PLEIADES-CARTE-MERE			
Global Project			
Pleiades			
Size	Group		Revision
11x17	01		1.00
Date	Sheet		
13/01/2026	1 of 13		
Filename		Designers	
S7CAS-PLEIADES-CARTE-MERE_P01_TITLE.SchDoc		Mathieu Desautels (DESM1210) Mathys Plante (PLAM1001) Jonathan Bouchard	

Arriver 24 V

VFS VBATT

3V3

VCC1V5 VCCO_3

VCCO_0 VCCO_1 VCCO_2


Avoir un entrée de 3V3 nommer 3V3
VCCO 1.5V pour le DDR3

Pas oublier les PGOOD et EN pour l'alimentation du DDR3

Sheet Name		ALIM	
Project Title		S7CAS-PLEIADES-CARTE-MERE	
Global Project		Pleiades	
Size	Group	Revision	
11x17	01	1.00	
Date	13/01/2026	Sheet	2 of 13
Filename		Designers	
S7CAS-PLEIADES-CARTE-MERE_P01_ALIM.SchDoc		Mathieu Desautels (DESM1210) Mathys Plante (PLAM1001) Jonathan Bouchard	

ETHERNET
ALIMENTATION

ETHERNET - PHY - KSZ8091MNXCA.pdf




TRANS_50R


TRANS_50R

Ferite de 1k?
Valider les condensateur (Surtout pour ETH_3V3)
Faut tu mettre transmission entre Iso et Connecteur

ISO




CONNECTEUR




Pin #	Wire Color Legend	Signal
1	White/Green	TX+
2	Green	TX-
3	White/Orange	RX+
4	Blue	TRD2+
5	White/Blue	TRD2-
6	Orange	RX-
7	White/Brown	TRD3+
8	Brown	TRD3-

-Isolation du ETHERNET 1.5kV
-Ajout d'un condensateur de 1.5kV
-Ligne de transmission de 50R

ESD




OSCILLI




Sheet Name		ETHERNET	
Project Title		S7CAS-PLEIADES-CARTE-MERE	
Global Project		Pleiades	
Size	Group	Revision	
11x17	01	1.00	
Date	13/01/2026	Sheet	3 of 13
Filename		Designers	
S7CAS-PLEIADES-CARTE-MERE_P01_ETHERNET.SchDoc		Mathieu Desautels (DESM1210) Mathys Plante (PLAM1001) Jonathan Bouchard	

FPGA



MANQUE ZIO?
ANALYSER LES COURANTS POUR LE VTT

ALIM DDR3




-Ligne de transmission de 40R
-Resistance parallèle sur la ligne de transmission de 40.2Ohms
-Clock en pair différentiel 80R

Sortie PGOOD?
EN?


Sheet Name			DDR3		
Project Title			S7CAS-PLEIADES-CARTE-MERE		
Global Project			Pleiades		
Size	11x17	Group	01		Revision
Date			13/01/2026		1.00
Filename			S7CAS-PLEIADES-CARTE-MERE_P01_DDR3.SchDoc		Designers
					Mathieu Desautels (DESM1210) Mathys Plante (PLAM1001) Jonathan Bouchard

FPGA




Sheet Name			FPGA - BANK 0		
Project Title			S7CAS-PLEIADES-CARTE-MERE		
Global Project			Pleiades		
Size	Group	Revision			
11x17	01	1.00			
Date	Sheet	of			
13/01/2026	5	13			
Filename			Designers		
S7CAS-PLEIADES-CARTE-MERE_P01_FPGA-BANK0.SchDoc			Mathieu Desautels (DESM1210) Mathys Plante (PLAM1001) Jonathan Bouchard		

FPGA




Sheet Name			FPGA - BANK 1		
Project Title			S7CAS-PLEIADES-CARTE-MERE		
Global Project			Pleiades		
Size	Group			Revision	
11x17	01			1.00	
Date	13/01/2026		Sheet	6	of 13
Filename				Designers	
S7CAS-PLEIADES-CARTE-MERE_P01_FPGA-BANK1.SchDoc				Mathieu Desautels (DESM1210) Mathys Plante (PLAM1001) Jonathan Bouchard	


FPGA



USB




FLASH



Sheet Name			FPGA - BANK 2		
Project Title			S7CAS-PLEIADES-CARTE-MERE		
Global Project			Pleiades		
Size	Group			Revision	
11x17	01			1.00	
Date	13/01/2026		Sheet	7	of 13
Filename				Designers	
S7CAS-PLEIADES-CARTE-MERE_P01_FPGA-BANK2.SchDoc				Mathieu Desautels (DESM1210) Mathys Plante (PLAM1001) Jonathan Bouchard	

FPGA




Rajouter les VREF avec des condensateurs pour le FPGA

VREF0V75

Sheet Name			FPGA - BANK 3		
Project Title			S7CAS-PLEIADES-CARTE-MERE		
Global Project			Pleiades		
Size	Group			Revision	
11x17	01			1.00	
Date	13/01/2026		Sheet	8	of 13
Filename				Designers	
S7CAS-PLEIADES-CARTE-MERE_P01_FPGA-BANK3.SchDoc				Mathieu Desautels (DESM1210) Mathys Plante (PLAM1001) Jonathan Bouchard	

	1	2	3	4	5	6																																																						
A	FPGA U1E XC6SLX100-3FGG676C D2 F4 H2 J6 K4 M2 VCCO_4 VCCO_4 VCCO_4 VCCO_4 VCCO_4 IO_L58P_4 IO_L58N_VREF_4 IO_L59P_M4DQ14_4 IO_L59N_M4DQ15_4 IO_L60P_M4DQ12_4 IO_L60N_M4DQ13_4 IO_L61P_M4UDQS_4 IO_L61N_M4UDQSN_4 IO_L62P_M4DQ10_4 IO_L62N_M4DQ11_4 IO_L63P_M4DQ8_4 IO_L63N_M4DQ9_4 IO_L64P_M4DQ0_4 IO_L64N_M4DQ1_4 IO_L65P_M4DQ2_4 IO_L65N_M4DQ3_4 IO_L66P_M4LDQS_4 IO_L66N_M4LDQSN_4 IO_L67P_M4DQ6_4 IO_L67N_M4DQ7_4 IO_L68P_M4DQ4_4 IO_L68N_M4DQ5_4 IO_L69P_M4UDM_4 IO_L69N_M4LDM_4 IO_L70P_M4RASN_4 IO_L70N_M4CASN_4 BANK 4 IO_L71P_M4A5_4 IO_L71N_M4A6_4 IO_L72P_M4A3_4 IO_L72N_M4ODT_4 IO_L73P_M4CLK_4 IO_L73N_M4CLKN_4 IO_L74P_M4A0_4 IO_L74N_M4A1_4 IO_L75P_M4BA0_4 IO_L75N_M4BA1_4 IO_L76P_M4A7_4 IO_L76N_M4A2_4 IO_L77P_M4WE_4 IO_L77N_M4BA2_4 IO_L78P_M4A10_4 IO_L78N_M4A4_4 IO_L79P_M4A8_4 IO_L79N_M4A9_4 IO_L80P_M4CKE_4 IO_L80N_M4A12_4 IO_L81P_M4RESET_4 IO_L81N_M4A11_4 IO_L82P_M4A13_4 IO_L82N_M4A14_4 IO_L83P_4 IO_L83N_VREF_4																																																											
B																																																												
C																																																												
D						<table><tr><td colspan="2">Sheet Name</td><td colspan="4">FPGA - BANK 4</td></tr><tr><td colspan="2">Project Title</td><td colspan="4">S7CAS-PLEIADES-CARTE-MERE</td></tr><tr><td colspan="2">Global Project</td><td colspan="4">Pleiades</td></tr><tr><td>Size</td><td>Group</td><td colspan="2">Revision</td><td colspan="2"></td></tr><tr><td>11x17</td><td>01</td><td colspan="2">1.00</td><td colspan="2" rowspan="5"></td></tr><tr><td>Date</td><td colspan="2">Sheet</td><td colspan="3">of</td></tr><tr><td>13/01/2026</td><td colspan="2" rowspan="3">9</td><td colspan="3">13</td></tr><tr><td colspan="3">Filename</td><td colspan="3">Designers</td></tr><tr><td colspan="3">S7CAS-PLEIADES-CARTE-MERE_P01_FPGA-BANK4.SchDoc</td><td colspan="3">Mathieu Desautels (DESM1210) Mathys Plante (PLAM1001) Jonathan Bouchard</td></tr></table>	Sheet Name		FPGA - BANK 4				Project Title		S7CAS-PLEIADES-CARTE-MERE				Global Project		Pleiades				Size	Group	Revision				11x17	01	1.00				Date	Sheet		of			13/01/2026	9		13			Filename			Designers			S7CAS-PLEIADES-CARTE-MERE_P01_FPGA-BANK4.SchDoc			Mathieu Desautels (DESM1210) Mathys Plante (PLAM1001) Jonathan Bouchard		
Sheet Name		FPGA - BANK 4																																																										
Project Title		S7CAS-PLEIADES-CARTE-MERE																																																										
Global Project		Pleiades																																																										
Size	Group	Revision																																																										
11x17	01	1.00																																																										
Date	Sheet		of																																																									
13/01/2026	9		13																																																									
Filename			Designers																																																									
S7CAS-PLEIADES-CARTE-MERE_P01_FPGA-BANK4.SchDoc			Mathieu Desautels (DESM1210) Mathys Plante (PLAM1001) Jonathan Bouchard																																																									
	1	2	3	4	5	6																																																						



1	2	3	4	5	6
A					A
B					B
C					C
D					D

Sheet Name		CONNECTORS	
Project Title		S7CAS-PLEIADES-CARTE-MERE	
Global Project		Pleiades	
Size	Group	Revision	
11x17	01	1.00	
Date	13/01/2026	Sheet	12 of 13
Filename		Designers	
S7CAS-PLEIADES-CARTE-MERE_P01_CONNECTORS.SchDoc		Mathieu Desautels (DESM1210) Mathys Plante (PLAM1001) Jonathan Bouchard	

1	2	3	4	5	6
A					
B					
C					
D					

Sheet Name		ASIC	
Project Title		S7CAS-PLEIADES-CARTE-MERE	
Global Project		Pleiades	
Size	Group	Revision	
11x17	01	1.00	
Date	13/01/2026	Sheet	13 of 13
Filename		Designers	
S7CAS-PLEIADES-CARTE-MERE_P01_ASIC.SchDoc		Mathieu Desautels (DESM1210) Mathys Plante (PLAM1001) Jonathan Bouchard	